
Micrel, Inc.
KSZ8841-PMQL
October 2007
48
M9999-100407-1.5
Wakeup Frame 0 CRC0 Register (Offset 0x0220): WF0CRC0
This register contains the expected CRC values of the Wake up frame 0 pattern.
The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, taken over the bytes specified in the
wake up byte mask registers.
Bit
Default
R/W
Description
15 - 0
--
RW
WF0CRC0
Wake up Frame 0 CRC (lower 16 bits)
The expected CRC value of a wake up frame 0 pattern.
Wakeup Frame 0 CRC1 Register (Offset 0x0222): WF0CRC1
This register contains the expected CRC values of the Wake up frame 0 pattern.
The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, taken over the bytes specified in the
wake up byte mask registers.
Bit
Default
R/W
Description
15 - 0
--
RW
WF0CRC1
Wake up Frame 0 CRC (upper 16 bits)
The expected CRC value of a wake up frame 0 pattern.
Wakeup Frame 0 Byte Mask 0 Register (Offset 0x0224): WF0BM0
This register contains the first 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the first byte
of the Wake up frame 0; setting bit 15 selects the 16th byte of the Wake up frame 0.
Bit
Default
R/W
Description
15 - 0
--
RW
WF0BM0
Wake up Frame 0 Byte Mask 0
The first 16 bytes mask of a wake up frame 0 pattern.
Wakeup Frame 0 Byte Mask 1 Register (Offset 0x0226): WF0BM1
This register contains the next 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the 17th byte
of the Wake up frame 0; setting bit 15 selects the 32nd byte of the Wake up frame 0.
Bit
Default
R/W
Description
15 - 0
--
RW
WF0BM1
Wake up Frame 0 Byte Mask 1
The next 16 bytes mask covering bytes 17 to 32 of a wake up frame 0
pattern.
Wakeup Frame 0 Byte Mask 2 Register (Offset 0x0228): WF0BM2
This register contains the next 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the 33rd byte
of the Wake up frame 0; setting bit 15 selects the 48th byte of the Wake up frame 0.
Bit
Default
R/W
Description
15 - 0
--
RW
WF0BM2
Wake up Frame 0 Byte Mask 2
The next 16 bytes mask covering bytes 33 to 48 of a wake up frame 0
pattern.